A Multi-Paradigm High-Level Hardware Design Framework in Python
Copyright (C) 2016, Shinya Takamaeda-Yamazaki
E-mail: shinya_at_is.naist.jp
Apache License 2.0 (http://www.apache.org/licenses/LICENSE-2.0)
- Python: 2.7, 3.4 or later
Python3 is recommended.
- Icarus Verilog: 0.9.7 or later
Install on your platform. For exmple, on Ubuntu:
sudo apt-get install iverilog
- Jinja2: 2.8 or later
Install on your python environment by using pip:
pip install jinja2
- Pyverilog: 1.0.6 or later
Install from pip (or download and install from GitHub):
pip install pyverilog
- Veriloggen: 0.6.0 or later
Install from pip (or download and install from GitHub):
pip install veriloggen
- pytest: 2.8.2 or later
- pytest-pythonpath: 0.7 or later
These softwares are required for running the tests in tests and examples:
pip install pytest pytest-pythonpath
- Graphviz: 2.38.0 or later
- Pygraphviz: 1.3.1 or later
These softwares are required for graph visualization by lib.dataflow:
sudo apt-get install graphviz
pip install pygraphviz
Install MULPY:
python setup.py install
Not yet.
- Python-based Hardware Design Processing Toolkit for Verilog HDL
- A library for constructing a Verilog HDL source code in Python
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing