Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

if ((depth == 2) && regs_saved_lr_is_valid && (pc == buffer[1])) 何时触发? #59

Open
YangJun233 opened this issue May 9, 2022 · 1 comment

Comments

@YangJun233
Copy link

硬件错误中断中,调用print_call_stack前,sp已经减去了R0~R3, R12, LR,PC,xPSR这些寄存器地址,不明白if ((depth == 2) && regs_saved_lr_is_valid && (pc == buffer[1])) 何时才会被触发?
感谢解惑!😃

@YangJun233
Copy link
Author

想明白了,进入函数lr自动入栈一次,进入硬件错误中断lr再次入栈一次,所以有可能是两次lr入栈

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant