Skip to content

Commit e41d3ac

Browse files
committed
qtrvsim_tester: update exit in riscv_test.h to support real Linux hosts
Signed-off-by: Pavel Pisa <[email protected]>
1 parent d18cad9 commit e41d3ac

File tree

1 file changed

+10
-2
lines changed

1 file changed

+10
-2
lines changed

tests/riscv-official/env/p/riscv_test.h

Lines changed: 10 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -97,22 +97,30 @@ _start: \
9797
slli a1, a1, 8; \
9898
addi a1, a1, 0xd; \
9999
slli a1, a1, 12; \
100+
addi a0, zero, 0; \
101+
addi a7, zero, 93; \
100102
ecall
101103

102104
#define TESTNUM gp
103105

104106
#define RVTEST_FAIL \
105-
addi a1,a1,0xBA; \
106-
slli a1,a1,4; \
107+
addi a1, a1, 0xBA; \
108+
slli a1, a1, 4; \
107109
addi a1, a1, 0xD; \
108110
slli a1, a1, 16; \
111+
addi a0, TESTNUM, -1; \
112+
sra a0, a0, 31; \
113+
or a0, a0, TESTNUM; \
114+
addi a7, zero, 93; \
109115
ecall
110116

111117
#define RVTEST_ARCH_CHECK_FAIL \
112118
addi a1,a1,0xAC; \
113119
slli a1,a1,4; \
114120
addi a1, a1, 0xF; \
115121
slli a1, a1, 16; \
122+
addi a0, zero, 2000; \
123+
addi a7, zero, 93; \
116124
ecall
117125

118126
//-----------------------------------------------------------------------

0 commit comments

Comments
 (0)