Skip to content

Actions: intel/hal-intel

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
334 workflow runs
334 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
iut_zephyr_build iut_zephyr_build #301: Scheduled
5m 51s main
main
5m 51s
spi: correct spi mode selection logic checkpatch #148: Pull request #79 opened by xiaolusu
17m 25s xiaolusu:spi_cpol_cpha
xiaolusu:spi_cpol_cpha
17m 25s
spi: correct spi mode selection logic iut_zephyr_build #300: Pull request #79 opened by xiaolusu
25m 7s xiaolusu:spi_cpol_cpha
xiaolusu:spi_cpol_cpha
25m 7s
spi: correct spi mode selection logic CodeQL Advanced #116: Pull request #79 opened by xiaolusu
18m 31s xiaolusu:spi_cpol_cpha
xiaolusu:spi_cpol_cpha
18m 31s
CodeQL Advanced CodeQL Advanced #115: Scheduled
1m 5s main
main
1m 5s
iut_zephyr_build iut_zephyr_build #299: Scheduled
6m 19s main
main
6m 19s
i2c: fine tune register values to meet frequency requirement SEDI Doxygen Document Update #64: Commit a985186 pushed by ddeshat
1m 2s main
main
1m 2s
i2c: fine tune register values to meet frequency requirement CodeQL Advanced #114: Commit a985186 pushed by ddeshat
1m 1s main
main
1m 1s
i2c: fine tune register values to meet the 100 kHz frequency requirement iut_zephyr_build #298: Pull request #78 synchronize by ddeshat
7m 18s ddeshat:ish_i2c
ddeshat:ish_i2c
7m 18s
i2c: fine tune register values to meet the 100 kHz frequency requirement checkpatch #147: Pull request #78 synchronize by ddeshat
9s ddeshat:ish_i2c
ddeshat:ish_i2c
9s
i2c: fine tune register values to meet the 100 kHz frequency requirement CodeQL Advanced #113: Pull request #78 synchronize by ddeshat
1m 7s ddeshat:ish_i2c
ddeshat:ish_i2c
1m 7s
i2c: fine tune register values to meet the 100 kHz frequency requirement CodeQL Advanced #112: Pull request #78 synchronize by ddeshat
59s ddeshat:ish_i2c
ddeshat:ish_i2c
59s
i2c: fine tune register values to meet the 100 kHz frequency requirement checkpatch #146: Pull request #78 synchronize by ddeshat
8s ddeshat:ish_i2c
ddeshat:ish_i2c
8s
i2c: fine tune register values to meet the 100 kHz frequency requirement iut_zephyr_build #297: Pull request #78 synchronize by ddeshat
6m 52s ddeshat:ish_i2c
ddeshat:ish_i2c
6m 52s
iut_zephyr_build iut_zephyr_build #296: Scheduled
1h 21m 17s main
main
1h 21m 17s
CodeQL Advanced CodeQL Advanced #111: Scheduled
1m 3s main
main
1m 3s
iut_zephyr_build iut_zephyr_build #295: Scheduled
5m 49s main
main
5m 49s
i2c: fine tune register values to meet the 100 kHz frequency requirement checkpatch #145: Pull request #78 opened by ddeshat
13s ddeshat:ish_i2c
ddeshat:ish_i2c
13s
i2c: fine tune register values to meet the 100 kHz frequency requirement CodeQL Advanced #110: Pull request #78 opened by ddeshat
1m 18s ddeshat:ish_i2c
ddeshat:ish_i2c
1m 18s
i2c: fine tune register values to meet the 100 kHz frequency requirement iut_zephyr_build #294: Pull request #78 opened by ddeshat
5m 48s ddeshat:ish_i2c
ddeshat:ish_i2c
5m 48s
iut_zephyr_build iut_zephyr_build #293: Scheduled
19m 48s main
main
19m 48s
CodeQL Advanced CodeQL Advanced #109: Scheduled
1m 22s main
main
1m 22s
iut_zephyr_build iut_zephyr_build #292: Scheduled
6m 14s main
main
6m 14s
iut_zephyr_build iut_zephyr_build #291: Scheduled
5m 29s main
main
5m 29s
CodeQL Advanced CodeQL Advanced #108: Scheduled
1m 6s main
main
1m 6s