When I build and load LiteX to Terasic DE10 Lite board with any CPU type, SDRAM initialization fails.
__ _ __ _ __
/ / (_) /____ | |/_/
/ /__/ / __/ -_)> <
/____/_/\__/\__/_/|_|
Build your hardware, easily!
(c) Copyright 2012-2024 Enjoy-Digital
(c) Copyright 2007-2015 M-Labs
BIOS built on Apr 10 2025 23:11:29
BIOS CRC passed (f55aa2b0)
LiteX git sha1: e6c63abe2
--=============== SoC ==================--
CPU: VexRiscv @ 50MHz
BUS: wishbone 32-bit @ 4GiB
CSR: 32-bit data
ROM: 128.0KiB
SRAM: 8.0KiB
L2: 8.0KiB
SDRAM: 64.0MiB 16-bit @ 50MT/s (CL-2 CWL-2)
MAIN-RAM: 64.0MiB
--========== Initialization ============--
Initializing SDRAM @0x40000000...
Switching SDRAM to software control.
Switching SDRAM to hardware control.
Memtest at 0x40000000 (2.0MiB)...
Write: 0x40000000-0x40200000 2.0MiB
Read: 0x40000000-0x40200000 2.0MiB
bus errors: 256/256
addr errors: 0/8192
data errors: 524288/524288
Memtest KO
Memory initialization failed
--============= Console ================--
I have checked the RAM is working by reading and writing it through the Control Panel supplied by Terasic.
Surprisingly, the DE2_115 board which uses the same SDRAM unit is working 100% fine.
When I build and load LiteX to Terasic DE10 Lite board with any CPU type, SDRAM initialization fails.
I have checked the RAM is working by reading and writing it through the Control Panel supplied by Terasic.
Surprisingly, the DE2_115 board which uses the same SDRAM unit is working 100% fine.