Skip to content
CI

[sival/flash_ctrl] Modify flash_ctrl test scripts for checking read/write (backport) #18967

Sign in to view logs

[sival/flash_ctrl] Modify flash_ctrl test scripts for checking read/write (backport)

[sival/flash_ctrl] Modify flash_ctrl test scripts for checking read/write (backport) #18967

Triggered via pull request February 17, 2026 08:34
@jwnrtjwnrt
synchronize #29273
jwnrt:mergeback-28627
Status Failure
Total duration 1h 33m 35s
Artifacts 3

ci.yml

on: pull_request
Lint (quick)
3m 25s
Lint (quick)
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1m 8s
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW340  /  Build bitstream
1m 9s
Earl Grey for CW340 / Build bitstream
Lint (slow)
11m 47s
Lint (slow)
Build documentation
4m 50s
Build documentation
Airgapped build
18m 59s
Airgapped build
Verible lint
1m 11s
Verible lint
Run OTBN smoke Test
2m 47s
Run OTBN smoke Test
Run OTBN crypto tests
2m 15s
Run OTBN crypto tests
Verilated English Breakfast
6m 8s
Verilated English Breakfast
Verilated Earl Grey
1h 30m
Verilated Earl Grey
CW305's Bitstream
23m 59s
CW305's Bitstream
Build Docker Containers
3m 3s
Build Docker Containers
Build and test software
2m 51s
Build and test software
Build and test Darjeeling software
15m 18s
Build and test Darjeeling software
QEMU smoketest
2m 27s
QEMU smoketest
Test QEMU local development override
4m 51s
Test QEMU local development override
CW310 Manufacturing Tests  /  FPGA test
CW310 Manufacturing Tests / FPGA test
CW310 ROM Tests  /  FPGA test
CW310 ROM Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
CW310 ROM_EXT Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
CW310 SiVal Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
CW310 Test ROM Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
CW340 Manufacturing Tests  /  FPGA test
CW340 Manufacturing Tests / FPGA test
CW340 ROM Tests  /  FPGA test
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
CW340 SiVal Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
CW340 Test ROM Tests / FPGA test
Merge blocker
3s
Merge blocker
Verify FPGA jobs
25s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

10 errors and 3 warnings
Earl Grey for CW340 / Build bitstream
Process completed with exit code 1.
Earl Grey for CW310 Hyperdebug / Build bitstream
Process completed with exit code 1.
Merge blocker
Process completed with exit code 1.
Verify FPGA jobs
Process completed with exit code 1.
Verify FPGA jobs
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Earl Grey for CW340 / Build bitstream
No files were found with the provided path: build-out. No artifacts will be uploaded.
Earl Grey for CW310 Hyperdebug / Build bitstream
No files were found with the provided path: build-out. No artifacts will be uploaded.
Verilated English Breakfast
No files were found with the provided path: build-bin/hw/top_englishbreakfast/Vchip_englishbreakfast_verilator. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size Digest
chip_englishbreakfast_cw305
1.47 MB
sha256:b00adaceaad0a629df15686f47d93b9446861cd0eb340fd4e77f5b69cd652d21
docs
83.2 MB
sha256:59cd339d2078eef0ff402534d11cfa443e550cf5a309aecdb389816624372180
verilator_earlgrey-test-results
9.71 KB
sha256:e8504a64fbb96b61e0bc8183a7041d6ba1e02062343b00cb052792fbaaff05ed