Skip to content

Commit a853fe1

Browse files
authored
[TEST/Makefile] Resolve source file paths for CI test
- Refactor PROJECT_SOURCES in Makefile to use the '+=' operator
1 parent 9c638ab commit a853fe1

File tree

1 file changed

+10
-1
lines changed

1 file changed

+10
-1
lines changed

test/Makefile

Lines changed: 10 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,16 @@
55
SIM ?= icarus
66
TOPLEVEL_LANG ?= verilog
77
SRC_DIR = $(PWD)/../src
8-
PROJECT_SOURCES = jsilicon.v \alu.v \fsm.v \inst.v \pc.v \regfile.v \switch.v \uart.v
8+
9+
# 소스 지정 방법 변경 (+=)
10+
PROJECT_SOURCES += jsilicon.v
11+
PROJECT_SOURCES += alu.v
12+
PROJECT_SOURCES += fsm.v
13+
PROJECT_SOURCES += inst.v
14+
PROJECT_SOURCES += pc.v
15+
PROJECT_SOURCES += regfile.v
16+
PROJECT_SOURCES += switch.v
17+
PROJECT_SOURCES += uart.v
918

1019
ifneq ($(GATES),yes)
1120

0 commit comments

Comments
 (0)