forked from confidential-containers/td-shim
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathpaging.rs
255 lines (212 loc) · 7.26 KB
/
paging.rs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
// Copyright (c) 2022, 2025 Intel Corporation
//
// SPDX-License-Identifier: BSD-2-Clause-Patent
use core::ops::{Index, IndexMut};
use paging::PageTableFlags as Flags;
use td_paging::cr3_write;
use td_shim::e820::E820Entry;
use x86_64::{
registers::control::{Cr0, Cr0Flags, Cr3},
structures::paging::{
self,
mapper::{MappedFrame, TranslateResult},
FrameAllocator, FrameDeallocator, Mapper, OffsetPageTable, Page, PageSize, PageTable,
PageTableIndex, PhysFrame, Size1GiB, Size2MiB, Size4KiB, Translate,
},
PhysAddr, VirtAddr,
};
use crate::{
mm::{
page_table::{alloc_pt_frame, free_pt_frame},
FIRMWARE_BASE, FIRMWARE_SIZE,
},
Error,
};
struct FrameAlloc;
unsafe impl FrameAllocator<Size4KiB> for FrameAlloc {
fn allocate_frame(&mut self) -> Option<PhysFrame<Size4KiB>> {
let addr = unsafe { alloc_pt_frame()? };
Some(PhysFrame::containing_address(
PhysAddr::try_new(addr as u64).ok()?,
))
}
}
impl FrameDeallocator<Size4KiB> for FrameAlloc {
unsafe fn deallocate_frame(&mut self, frame: PhysFrame<Size4KiB>) {
free_pt_frame(frame.start_address().as_u64() as usize)
}
}
// Create 1:1 mapping for physical and virtual memory
pub fn setup_paging(memory_map: &[E820Entry]) -> Result<(), Error> {
let pml4 = unsafe { alloc_pt_frame().ok_or(Error::SetupPageTable)? };
// Create an offset page table instance to manage the paging
let mut pt = unsafe { OffsetPageTable::new(&mut *(pml4 as *mut PageTable), VirtAddr::new(0)) };
for entry in memory_map {
if entry.size == 0 {
break;
}
identity_map(&mut pt, entry.addr, entry.size)?;
}
identity_map(&mut pt, FIRMWARE_BASE as u64, FIRMWARE_SIZE as u64)?;
cr3_write(pml4 as u64);
Ok(())
}
pub fn identity_map(pt: &mut OffsetPageTable, address: u64, size: u64) -> Result<(), Error> {
let mut frame_allocator = FrameAlloc {};
if address.checked_add(size).is_none()
|| address % Size4KiB::SIZE != 0
|| size % Size4KiB::SIZE != 0
{
return Err(Error::SetupPageTable);
}
let nframes = size / Size4KiB::SIZE;
for frame in 0..nframes {
let addr = address + frame * Size4KiB::SIZE;
identity_map_page::<Size4KiB>(
pt,
addr,
Flags::PRESENT | Flags::WRITABLE,
&mut frame_allocator,
)
.map_err(|_| Error::SetupPageTable)?;
}
Ok(())
}
fn identity_map_page<'a, S: PageSize>(
pt: &mut OffsetPageTable<'a>,
address: u64,
flags: Flags,
frame_allocator: &mut FrameAlloc,
) -> Result<(), Error>
where
OffsetPageTable<'a>: Mapper<S>,
{
let frame: PhysFrame<S> = PhysFrame::containing_address(PhysAddr::new(address));
unsafe {
pt.identity_map(frame, flags, frame_allocator)
.map(|mapper| mapper.flush())
.map_err(|_| Error::SetupPageTable)
}
}
pub fn set_nx(address: u64, size: usize) {
let mut pt = offset_pt();
let flags = Flags::PRESENT | Flags::WRITABLE | Flags::NO_EXECUTE;
set_page_flags(&mut pt, address, size, flags);
}
pub fn set_wp(address: u64, size: usize) {
let mut pt = offset_pt();
let flags = Flags::PRESENT;
set_page_flags(&mut pt, address, size, flags);
enable_wp();
}
pub fn set_not_present(address: u64, size: usize) {
let mut pt = offset_pt();
let flags: Flags = Flags::empty();
set_page_flags(&mut pt, address, size, flags);
}
#[cfg(feature = "tdcall")]
pub fn set_shared_bit(address: u64, size: usize) {
let mut pt = offset_pt();
map_shared(&mut pt, address, size, true);
}
#[cfg(feature = "tdcall")]
pub fn clear_shared_bit(address: u64, size: usize) {
let mut pt = offset_pt();
map_shared(&mut pt, address, size, false);
}
pub fn enable_wp() {
unsafe {
let cr0 = Cr0::read();
if (cr0 & Cr0Flags::WRITE_PROTECT).bits() != 0 {
return;
}
Cr0::write(cr0 | Cr0Flags::WRITE_PROTECT);
}
}
pub fn disable_wp() {
unsafe {
let cr0 = Cr0::read();
if (cr0 & Cr0Flags::WRITE_PROTECT).bits() == 0 {
return;
}
Cr0::write(Cr0::read() & !Cr0Flags::WRITE_PROTECT);
}
}
fn offset_pt() -> OffsetPageTable<'static> {
let cr3 = Cr3::read().0.start_address().as_u64();
let pt = unsafe { OffsetPageTable::new(&mut *(cr3 as *mut PageTable), VirtAddr::new(0)) };
pt
}
pub(crate) fn set_page_flags(pt: &mut OffsetPageTable, va: u64, size: usize, flag: Flags) {
let end = va + size as u64;
let mut va = VirtAddr::new(va);
while va.as_u64() < end {
if let TranslateResult::Mapped { frame, .. } = pt.translate(va) {
unsafe {
match frame {
MappedFrame::Size4KiB(..) => {
pt.update_flags(Page::<Size4KiB>::containing_address(va), flag)
.unwrap()
.flush();
}
MappedFrame::Size2MiB(..) => {
pt.update_flags(Page::<Size2MiB>::containing_address(va), flag)
.unwrap()
.flush();
}
MappedFrame::Size1GiB(..) => {
pt.update_flags(Page::<Size1GiB>::containing_address(va), flag)
.unwrap()
.flush();
}
}
}
va = VirtAddr::new(va.as_u64().checked_add(frame.size()).unwrap())
} else {
break;
}
}
}
#[cfg(feature = "tdcall")]
fn map_shared(pt: &mut OffsetPageTable, va: u64, size: usize, shared: bool) {
let end = va + size as u64;
let mut va = VirtAddr::new(va);
while va.as_u64() < end {
if let TranslateResult::Mapped { frame, .. } = pt.translate(va) {
pt_set_shared_bit(pt, &Page::containing_address(va), shared);
va = VirtAddr::new(va.as_u64().checked_add(frame.size()).unwrap())
} else {
break;
}
}
}
#[cfg(feature = "tdcall")]
fn pt_set_shared_bit(pt: &mut OffsetPageTable, page: &Page, shared: bool) {
let p4 = pt.level_4_table();
let p3 = unsafe { &mut *(p4.index(page.p4_index()).addr().as_u64() as *mut PageTable) };
if page.size() == Size1GiB::SIZE {
pt_entry_set_shared_bit(p3, page.p3_index(), shared);
}
let p2 = unsafe { &mut *(p3.index(page.p3_index()).addr().as_u64() as *mut PageTable) };
if page.size() == Size2MiB::SIZE {
pt_entry_set_shared_bit(p2, page.p2_index(), shared);
}
let p1 = unsafe { &mut *(p2.index(page.p2_index()).addr().as_u64() as *mut PageTable) };
if page.size() == Size4KiB::SIZE {
pt_entry_set_shared_bit(p1, page.p1_index(), shared);
}
}
#[cfg(feature = "tdcall")]
fn pt_entry_set_shared_bit(page_table: &mut PageTable, index: PageTableIndex, shared: bool) {
let entry = page_table.index(index);
let shared_bit = tdx_tdcall::tdcall::td_shared_mask().expect("Failed to get shared bit of GPA");
let addr = if shared {
entry.addr().as_u64() | shared_bit
} else {
entry.addr().as_u64() & !shared_bit
};
let flags = entry.flags();
page_table
.index_mut(index)
.set_addr(PhysAddr::new(addr), flags);
}