Skip to content
View CharanK-glitch's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report CharanK-glitch

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC-V RISC-V Public

    This repository contains the design and implementation of a RISC-V CVA6 processor using hardware description languages such as Verilog, VHDL, and Chisel. The project aims to provide a comprehensive…

    1

  2. ARM-Verilog- ARM-Verilog- Public

    RISC-V 5-Stage Pipelined - Implemented in Verilog, Vivado, RISC-V Toolchain.

    Verilog 1

  3. PICOSOC PICOSOC Public

    Verilog 1

  4. picorv32 picorv32 Public

    Forked from YosysHQ/picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog 1

  5. RV32I RV32I Public

    Sapphire SoC: RV32I RISC-V core optimized for FPGAs, featuring UVM verification, AXI4-Lite bus, FreeRTOS support, and Shakti-inspired design. Open-source under MIT license for embedded/IoT applicat…

    Verilog 1