There was an error while loading. Please reload this page.
Scala based HDL
Scala 2k 389
A FPGA friendly 32 bit RISC-V CPU implementation
Assembly 3.2k 516
A basic SpinalHDL project
Scala 100 72
Labs to learn SpinalHDL
Scala 158 44
The sources of the online SpinalHDL doc
Python 32 68
Forked from jijingg/Spinal-bootcamp
SpinalHDL-tutorial based on Jupyter Notebook
Jupyter Notebook 49 8
Like VexRiscv, but, Harder, Better, Faster, Stronger
RISCV lock-step checker based on Spike
Spike, a RISC-V ISA Simulator
Loading…