We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 62f42c6 commit d4dc40fCopy full SHA for d4dc40f
README.md
@@ -30,7 +30,7 @@ There are three variants of the NiosV core:
30
# 1. max10-10m50-evaluation-dev-kit
31
Example Designs using Nios V as the core based on Max® 10 FPGA 10M50 Evaluation Kit
32
33
-Development Kit product page- https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/max/10m50.html
+Development Kit product page- https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/max/10m50-evaluation-kit.html
34
35
The following table contains the list of the designs on Max® 10 FPGA 10M50 Evaluation Kit
36
0 commit comments