Skip to content
View ericjessee's full-sized avatar

Block or report ericjessee

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. gb2 gb2 Public

    second attempt at building an fpga based sharp sm83 soft core

    SystemVerilog

  2. angry-goose-initiative/letc angry-goose-initiative/letc Public

    The Little Engine That Could (Run Linux) :)

    SystemVerilog 6

  3. DSP_experiments DSP_experiments Public

    Verilog

  4. analog_frontend analog_frontend Public

  5. core_experiments core_experiments Public

    Verilog

  6. msp430_uart_uploader msp430_uart_uploader Public

    simple python based msp430 BSL uploader for use with FTDI serial adaptors

    Python