Skip to content

bpf, riscv64: Support load-acquire and store-release instructions #5275

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 8 commits into
base: bpf-next_base
Choose a base branch
from
+313 −146
Open

bpf, riscv64: Support load-acquire and store-release instructions #5275

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
8 commits
Select commit Hold shift + click to select a range
45db960
bpf/verifier: Handle BPF_LOAD_ACQ instructions in insn_def_regno()
peilin-ye May 7, 2025
8e9e19b
bpf, riscv64: Introduce emit_load_*() and emit_store_*()
andrea-parri May 7, 2025
71ca006
bpf, riscv64: Support load-acquire and store-release instructions
andrea-parri May 7, 2025
a79623f
bpf, riscv64: Skip redundant zext instruction after load-acquire
peilin-ye May 7, 2025
2289bfc
selftests/bpf: Use CAN_USE_LOAD_ACQ_STORE_REL when appropriate
peilin-ye May 7, 2025
8e231b4
selftests/bpf: Avoid passing out-of-range values to __retval()
peilin-ye May 7, 2025
33b1b39
selftests/bpf: Verify zero-extension behavior in load-acquire tests
peilin-ye May 7, 2025
befcbf0
selftests/bpf: Enable non-arena load-acquire/store-release selftests …
peilin-ye May 7, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
15 changes: 15 additions & 0 deletions arch/riscv/net/bpf_jit.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -608,6 +608,21 @@ static inline u32 rv_fence(u8 pred, u8 succ)
return rv_i_insn(imm11_0, 0, 0, 0, 0xf);
}

static inline void emit_fence_r_rw(struct rv_jit_context *ctx)
{
emit(rv_fence(0x2, 0x3), ctx);
}

static inline void emit_fence_rw_w(struct rv_jit_context *ctx)
{
emit(rv_fence(0x3, 0x1), ctx);
}

static inline void emit_fence_rw_rw(struct rv_jit_context *ctx)
{
emit(rv_fence(0x3, 0x3), ctx);
}

static inline u32 rv_nop(void)
{
return rv_i_insn(0, 0, 0, 0, 0x13);
Expand Down
Loading
Loading