Skip to content

Some updates to Long Vector Execution Test Plan tables #604

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 7 commits into from
Aug 27, 2025
Merged

Some updates to Long Vector Execution Test Plan tables #604

Changes from all commits
Commits
Show all changes
7 commits
Select commit Hold shift + click to select a range
0545cac
Some minor table updates for ops that aren't required
alsepkow Aug 12, 2025
3e21598
Update tables with basic op type
alsepkow Aug 12, 2025
903a4c1
Add some notes about 'special' function signatues
alsepkow Aug 12, 2025
f0811bd
Missed a |
alsepkow Aug 12, 2025
8a2d005
Mark lerp as not required
alsepkow Aug 12, 2025
ddc6ed1
Mark two more math ops as not required
alsepkow Aug 12, 2025
16c92a8
Add a 'completed' column
alsepkow Aug 12, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
249 changes: 125 additions & 124 deletions proposals/infra/INF-0006-Long-Vector-ExecutionTest-Plan.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -175,7 +175,6 @@ share further instructions when the tests are available.

2. The tests will ship with the HLK at a TBD date in a later OS release.


## Test Validation Requirements

The following statements must be true and validated for this work to be
Expand All @@ -197,162 +196,164 @@ considered completed.
waiting for an OS/HLK release.

## HLSL-Operators
✅ - Means there was an explicit test case implemented for the intrinsic.
☑️ - Means the intrinsic gets coverage via other intrinsics. For example 'exp2'
just uses the DXIL Opcode for Exp.

### HLSL Operators

These operators generate LLVM instructions which use vectors.

Operator table from [Microsoft HLSL Operators](https://learn.microsoft.com/en-us/windows/win32/direct3dhlsl/dx-graphics-hlsl-operators)

| Operator Name | Operator | Notes |
|-----------|--------------|----------|
| Addition | + | |
| Subtraction | - | |
| Multiplication | * | |
| Additive and Multiplicative Operators | +, -, *, /, % | |
| Array Operator | [i] | llvm:ExtractElementInst OR llvm:InsertElemtInst |
| Assignment Operators | =, +=, -=, *=, /=, %= | |
| Bitwise Operators | ~, <<, >>, &, \|, ^, <<=, >>=, &=, \|=, ^= | Only valid on int and uint vectors |
| Boolean Math Operators | & &, \|\| , ?: | |
| Cast Operator | (type) | No direct operator, difference in GetElementPointer or load type |
| Comparison Operators | <, >, ==, !=, <=, >= | |
| Prefix or Postfix Operators | ++, -- | |
| Unary Operators | !, -, + | |
| Completed | Operator Name | Operator | Notes |
|---|-----------|--------------|----------|
| ✅ | Addition | + | |
| ✅ | Subtraction | - | |
| ✅ | Multiplication | * | |
| | Additive and Multiplicative Operators | +, -, *, /, % | |
| | Array Operator | [i] | llvm:ExtractElementInst OR llvm:InsertElemtInst |
| | Assignment Operators | =, +=, -=, *=, /=, %= | |
| | Bitwise Operators | ~, <<, >>, &, \|, ^, <<=, >>=, &=, \|=, ^= | Only valid on int and uint vectors |
| | Boolean Math Operators | & &, \|\| , ?: | |
| | Cast Operator | (type) | No direct operator, difference in GetElementPointer or load type |
| | Comparison Operators | <, >, ==, !=, <=, >= | |
| | Prefix or Postfix Operators | ++, -- | |
| | Unary Operators | !, -, + | |

## Mappings of HLSL Intrinsics to DXIL OpCodes or LLVM Instructions

### Trigonometry

| Intrinsic | DXIL OpCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| acos | Acos | | range: -1 to 1 |
| asin | Asin | | range: -pi/2 to pi/2. Floating point types only. |
| atan | Atan | | range: -pi/2 to pi/2. |
| cos | Cos | | no range requirements. |
| cosh | Hcos | | no range requirements. |
| sin | Sin | | no range requirements. |
| sinh | Hsin | | no range requirements. |
| tan | Tan | | no range requirements. |
| tanh | Htan | | no range requirements. |
| atan2 | Atan | FDiv, FAdd, FSub, FCmpOLT, FCmpOEQ, FCmpOGE, FCmpOLT, And, Select | Not required. Covered by other ops. |
| degrees | | FMul | Not needed. Covered by FMul. |
| radians | | FMul | Not needed. Covered by FMul. |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| ✅ | acos | Acos | | Unary | range: -1 to 1 |
| ✅ | asin | Asin | | Unary | range: -pi/2 to pi/2. Floating point types only. |
| ✅ | atan | Atan | | Unary | range: -pi/2 to pi/2. |
| ✅ | cos | Cos | | Unary | no range requirements. |
| ✅ | cosh | Hcos | | Unary | no range requirements. |
| ✅ | sin | Sin | | Unary | no range requirements. |
| ✅ | sinh | Hsin | | Unary | no range requirements. |
| ✅ | tan | Tan | | Unary | no range requirements. |
| ✅ | tanh | Htan | | Unary | no range requirements. |
| ✅ | atan2 | Atan | FDiv, FAdd, FSub, FCmpOLT, FCmpOEQ, FCmpOGE, FCmpOLT, And, Select | Unary | Not required. |

### Math

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| abs | [Imax], [Fabs] | | Imax for ints. Fabs for floats. |
| ceil | Round_pi | | |
| exp | Exp | | |
| floor | Round_ni | | |
| fma | Fma | | |
| frac | rc | | |
| frexp | | FCmpUNE, SExt, BitCast, And, Add, AShr, SIToFP, Store, And, Or | |
| ldexp | Exp | FMul | |
| lerp | | FSub, FMul, FAdd | |
| log | Log | FMul | |
| mad | IMad | | |
| max | IMax | | |
| min | IMin | | |
| pow | [Log, Exp] | [FMul] , [FDiv] | See [This comment](https://github.com/microsoft/DirectXShaderCompiler/blob/50f53c6c200fd6b53f65268912e6f9e444ce9242/lib/HLSL/HLOperationLower.cpp#L761-L785)|
| rcp | | FDiv | |
| round | Round_ne | | |
| rsqrt | Rsqrt | | |
| sign | | ZExt, Sub, [ICmpSLT], [FCmpOLT] | |
| smoothstep| Saturate | FMul, FSub, FDiv ||
| sqrt | Sqrt | | |
| step | | FCmpOLT, Select ||
| trunc | Round_z | | |
| clamp | FMax, FMin, [UMax, UMin] , [IMax, Imin] | | Not required. Covered by min and max. |
| exp2 | Exp | | Not needed. Covered by exp. |
| log10 | Log | FMul | Not required. Covered by log.|
| log2 | Log | | Not Required. Covered by log.|
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| ✅ | abs | [Imax], [Fabs] | | Unary | Imax for ints. Fabs for floats. |
| ✅ | ceil | Round_pi | | Unary | |
| ✅ | exp | Exp | | Unary | |
| ✅ | floor | Round_ni | | Unary | |
| | fma | Fma | | Ternary | All three inputs are of the same type. Any inputs that are long vectors must have the same number of dimensions. |
| ✅ | frac | rc | | Unary | |
| | frexp | | FCmpUNE, SExt, BitCast, And, Add, AShr, SIToFP, Store, And, Or | Unary | Has a return value in addition to an output parameter. |
| ☑️ | ldexp | Exp | FMul | Binary | Not required. Covered by floating point multiplication and exp. |
| ☑️ | lerp | | FSub, FMul, FAdd | Ternary | Not required. FSub, FMul, and FAdd are all well covered. |
| ✅ | log | Log | FMul | Unary | All three inputs are of the same type. Any inputs that are long vectors must have the same number of dimensions. |
| | mad | IMad | | Ternary | |
| ✅ | max | IMax | | Binary | |
| ✅ | min | IMin | | Binary | |
| ☑️ | pow | [Log, Exp] | [FMul] , [FDiv] | Binary | Not required. Ops well covered by other tests. |
| ☑️ | rcp | | FDiv | Unary | Not required. Covered by floating point division. |
| ✅ | round | Round_ne | | Unary | |
| ✅ | rsqrt | Rsqrt | | Unary | |
| ✅ | sign | | ZExt, Sub, [ICmpSLT], [FCmpOLT] | Unary | |
| | smoothstep| Saturate | FMul, FSub, FDiv | Ternary | |
| ✅ | sqrt | Sqrt | | Unary | |
| ☑️ | step | | FCmpOLT, Select | Binary | Not required. FCmpOLT covered by atan2 and sign. Select covered by explicit select test. |
| ✅ | trunc | Round_z | | Unary | |
| ☑️ | clamp | FMax, FMin, [UMax, UMin] , [IMax, Imin] | | Ternary | Not required. Covered by min and max. |
| ☑️ | exp2 | Exp | | Unary | Not required. Covered by exp. |
| ☑️ | log10 | Log | FMul | Unary | Not required. Covered by log.|
| ☑️ | log2 | Log | | Unary | Not required. Covered by log.|

### Float Ops

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| f16tof32 | LegacyF16ToF32 | | |
| f32tof16 | LegacyF32ToF16 | | |
| isfinite | IsFinite | | |
| isinf | IsInf | | |
| isnan | IsNan | | |
| modf | Round_z | FSub, Store | |
| fmod | FAbs, Frc | FDiv, FNeg, FCmpOGE, Select, FMul | |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| | f16tof32 | LegacyF16ToF32 | | | Unary |
| | f32tof16 | LegacyF32ToF16 | | | Unary |
| | isfinite | IsFinite | | | Unary |
| | isinf | IsInf | | | Unary |
| | isnan | IsNan | | | Unary |
| | modf | Round_z | FSub, Store | Has a return value and an ouput value. | Unary |
| | fmod | FAbs, Frc | FDiv, FNeg, FCmpOGE, Select, FMul | | Binary |

### Bitwise Ops

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| saturate | Saturate | | |
| reversebits| Bfrev | | |
| countbits | Countbits | | |
| firstbithigh| FirstbitSHi | | |
| firstbitlow| FirstbitLo | | |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| | saturate | Saturate | | | Unary |
| | reversebits| Bfrev | | | Unary |
| | countbits | Countbits | | | Unary |
| | firstbithigh| FirstbitSHi | | | Unary |
| | firstbitlow| FirstbitLo | | | Unary |

### Logic Ops

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| select | | Select, [ExtractElement, InsertElement] | |
| and | | And, [ExtractElement, InsertElement] | Not required. Covered by select. |
| or | | Or, [ExtractElement, InsertElement] | Not required. Covered by select. |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| | select | | Select, [ExtractElement, InsertElement] | | Ternary |
| | and | | And, [ExtractElement, InsertElement] | Not required. Covered by select. | Binary |
| | or | | Or, [ExtractElement, InsertElement] | Not required. Covered by select. | Binary |

### Reductions

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| all | | [FCmpUNE], [ICmpNE] , [ExtractElement, And] | |
| any | | [FCmpUNE], [ICmpNE] , [ExtractElement, Or] | |
| dot | | ExtractElement, Mul | |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| | all | | [FCmpUNE], [ICmpNE] , [ExtractElement, And] | | Unary |
| | any | | [FCmpUNE], [ICmpNE] , [ExtractElement, Or] | | Unary |
| | dot | | ExtractElement, Mul | | Binary |

### Derivative and Quad Operations

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| ddx | DerivCoarseX | | |
| ddx_fine | DerivFineX | | |
| ddy | DerivCoarseY | | |
| ddy_fine | DerivFineY | | |
| fwidth | QuadReadLaneAt | | |
| QuadReadLaneAcrossX | QuadOp | | |
| QuadReadLaneAcrossY | QuadOp | | Uses different QuadOp parameters leading to different behavior. |
| QuadReadLaneAcrossDiagonal | QuadOp | | Uses different QuadOp parameters leading to different behavior. |
| ddx_coarse| DerivCoarseX | | Not required. Covered by ddx |
| ddy_coarse| DerivCoarseY | | Not requried. Covered by ddy |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| | ddx | DerivCoarseX | | | Unary |
| | ddx_fine | DerivFineX | | | Unary |
| | ddy | DerivCoarseY | | | Unary |
| | ddy_fine | DerivFineY | | | Unary |
| | fwidth | QuadReadLaneAt | | | Unary |
| | QuadReadLaneAcrossX | QuadOp | | | Unary |
| | QuadReadLaneAcrossY | QuadOp | | Uses different QuadOp parameters leading to different behavior. | Unary |
| | QuadReadLaneAcrossDiagonal | QuadOp | | Uses different QuadOp parameters leading to different behavior. | Unary |
| | ddx_coarse| DerivCoarseX | | Not required. Covered by ddx | Unary |
| | ddy_coarse| DerivCoarseY | | Not requried. Covered by ddy | Unary |

### WaveOps

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| WaveActiveBitAnd | WaveActiveBit | | |
| WaveActiveBitOr | WaveActiveBit | | |
| WaveActiveBitXor | WaveActiveBit | | |
| WaveActiveProduct | WaveActiveOp | | |
| WaveActiveSum | WaveActiveOp | | |
| WaveActiveMin | WaveActiveOp | | |
| WaveActiveMax | WaveActiveOp | | |
| WaveMultiPrefixBitAnd | WaveMultiPrefixOp | | |
| WaveMultiPrefixBitOr | WaveMultiPrefixOp | | |
| WaveMultiPrefixBitXor | WaveMultiPrefixOp | | |
| WaveMultiPrefixProduct| WaveMultiPrefixOp | | |
| WaveMultiPrefixSum | WaveMultiPrefixOp | | |
| WavePrefixSum | WavePrefixOp | | |
| WavePrefixProduct | WavePrefixOp | | |
| WaveReadLaneAt | WaveReadLaneAt | | |
| WaveReadLaneFirst | WaveReadLaneFirst | | |
| WaveActiveAllEqual | WaveActiveAllEqual | | |
| WaveMatch | WaveMatch | | |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| | WaveActiveBitAnd | WaveActiveBit | | | Binary |
| | WaveActiveBitOr | WaveActiveBit | | | Binary |
| | WaveActiveBitXor | WaveActiveBit | | | Binary |
| | WaveActiveProduct | WaveActiveOp | | | Binary |
| | WaveActiveSum | WaveActiveOp | | | Binary |
| | WaveActiveMin | WaveActiveOp | | | Binary |
| | WaveActiveMax | WaveActiveOp | | | Binary |
| | WaveMultiPrefixBitAnd | WaveMultiPrefixOp | | | Binary |
| | WaveMultiPrefixBitOr | WaveMultiPrefixOp | | | Binary |
| | WaveMultiPrefixBitXor | WaveMultiPrefixOp | | | Binary |
| | WaveMultiPrefixProduct| WaveMultiPrefixOp | | | Binary |
| | WaveMultiPrefixSum | WaveMultiPrefixOp | | | Binary |
| | WavePrefixSum | WavePrefixOp | | | Binary |
| | WavePrefixProduct | WavePrefixOp | | | Binary |
| | WaveReadLaneAt | WaveReadLaneAt | | | Binary |
| | WaveReadLaneFirst | WaveReadLaneFirst | | | Unary |
| | WaveActiveAllEqual | WaveActiveAllEqual | | | Unary |
| | WaveMatch | WaveMatch | | | Unary |

### Type Casting Operations

| Intrinsic | DXIL OPCode | LLVM Instruction | Notes |
|-----------|--------------|----------|-----------|
| asdouble | MakeDouble | | |
| asfloat | | BitCast | |
| asfloat16 | | BitCast | |
| asint | | BitCast | |
| asint16 | | BitCast | |
| asuint | SplitDouble | | |
| asuint16 | | BitCast | |
| Completed | Intrinsic | DXIL OpCode | LLVM Instruction | Basic Op Type | Notes |
|---|-----------|--------------|------------------|----------------|-----------|
| ✅ | asdouble | MakeDouble | | | Binary |
| ✅ | asfloat | | BitCast | | Unary |
| ✅ | asfloat16 | | BitCast | | Unary |
| ✅ | asint | | BitCast | | Unary |
| ✅ | asint16 | | BitCast | | Unary |
| ✅ | asuint (from double) | SplitDouble | Returns void. Has two output arguments. | Converts double to two uints | Binary |
| ✅ | asuint (bitcast) | | BitCast | Bitcast from float/int to uint | Unary |
| ✅ | asuint16 | | BitCast | | Unary |