Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion pyproject.toml
Original file line number Diff line number Diff line change
Expand Up @@ -371,5 +371,5 @@ dev = [
{include-group = "build"},
{include-group = "test"},
"nox>=2025.11.12",
"ty==0.0.20",
"ty==0.0.21",
]
9 changes: 6 additions & 3 deletions python/mqt/ddsim/primitives/sampler.py
Original file line number Diff line number Diff line change
Expand Up @@ -10,7 +10,7 @@

from __future__ import annotations

from typing import TYPE_CHECKING
from typing import TYPE_CHECKING, cast

import numpy as np
from mqt.core import load
Expand All @@ -28,7 +28,7 @@
from mqt.ddsim.pyddsim import CircuitSimulator

if TYPE_CHECKING:
from collections.abc import Iterable
from collections.abc import Iterable, Mapping

from qiskit.circuit import ClassicalRegister
from qiskit.primitives.containers import SamplerPubLike
Expand Down Expand Up @@ -134,7 +134,10 @@ def _get_bit_arrays(
}
for count in counts
]
bit_arrays[creg.name] = BitArray.from_counts(creg_counts, creg.size)
bit_arrays[creg.name] = BitArray.from_counts(
counts=cast("Iterable[Mapping[str | int, int]]", creg_counts),
num_bits=creg.size,
)
start_index -= creg.size

return bit_arrays
42 changes: 21 additions & 21 deletions uv.lock

Some generated files are not rendered by default. Learn more about how customized files appear on GitHub.

Loading