Skip to content

Commit 8d569ce

Browse files
committed
Fixed READMEs
1 parent 66733fa commit 8d569ce

File tree

2 files changed

+43
-4
lines changed

2 files changed

+43
-4
lines changed

benchmark_projects/README.md

+4-4
Original file line numberDiff line numberDiff line change
@@ -1,11 +1,11 @@
1-
readme for "benchmark_projects" directory
2-
published as part of https://github.com/pConst/basic_verilog
3-
Konstantin Pavlov, [email protected]
1+
### readme for "benchmark_projects" directory
2+
### published as part of https://github.com/pConst/basic_verilog
3+
### Konstantin Pavlov, [email protected]
44

55

66
The directory contains single reference System Verilog codebase, compiled consistently for multiple FPGA platforms and vendors.
77

8-
Supported and committed IDE projects include
8+
Supported IDE projects include
99
* Xilinx ISE
1010
* Xilinx Vivado
1111
* Intel Quartus

scripts_for_intel_hls/README.md

+39
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,39 @@
1+
### readme for "scripts_for_intel_hls" directory
2+
### published as part of https://github.com/pConst/basic_verilog
3+
### Konstantin Pavlov, [email protected]
4+
5+
6+
The directory contains automation scripts to work with Intel HLS technology on Windows machines.
7+
8+
My setup includes:
9+
* Intel Quartus Prime 18.0 Standard Edition
10+
* Mentor Modelsim Intel edition that comes with Quartus
11+
* Microsoft Visual Studio 10 x64
12+
13+
Don't hesitate meaningless (at the first glance) sctipt names. It is done on purpose to speedup commandline typing.
14+
15+
16+
b.bat is an universal b[uild] script template for HLS components. Place the script at your HLS project directory. You may specify your FPGA target, desired HLS component clock and other options. Run it by typing "b q[Enter]" in terminal window after HLS initialization (see i.bat description below).
17+
18+
There are several options to select build type
19+
* e[mulation] - perform HLS component emulation with standard i++ compiler
20+
* s[imulation] - perform HLS component simulation in Modelsim
21+
* m[svc] - perform HLS component emulation with Visual Studio compiler instead of standard i++
22+
* c[lean] - clean generated files, for example, before committing
23+
* r[eport] - show HLS component report in your browser
24+
* v[sim] - open "vsim.wlf" file in Modelsim
25+
* q[uartus] - perform HLS component compilation in Quartus
26+
27+
28+
build_recursively.bat is a recursive compilation entry-point script in case you have multiple components in your project and you want to compile them all
29+
30+
31+
i.bat - helper script to perform HLS initialization. See instruction comments inside
32+
33+
34+
README.md - this file
35+
36+
37+
test.cpp - common HLS component template to start with
38+
39+

0 commit comments

Comments
 (0)