If you don't find what you're looking for here, try one of our other GitHub organizations:
RISC-V
The Open-Standard Instruction Set Architecture
- 3.9k followers
- Zurich, CH
- https://riscv.org
- @risc_v
- info@riscv.org
Pinned Loading
Repositories
Showing 10 of 60 repositories
- composable-custom-extensions Public
This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.
riscv/composable-custom-extensions’s past year of commit activity - riscv-glossary Public
riscv/riscv-glossary’s past year of commit activity - riscv-zabha Public
The Zabha extension provides support for byte and halfword atomic memory operations.
riscv/riscv-zabha’s past year of commit activity - riscv-performance-event-sampling Public
Define 2 new extensions to, along with Zihpm and Sscofpmf, enable event and instruction sampling with precise attribution.
riscv/riscv-performance-event-sampling’s past year of commit activity - riscv-cfi Public
This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
riscv/riscv-cfi’s past year of commit activity - riscv-cheri Public
This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
riscv/riscv-cheri’s past year of commit activity
