[TTL] Add block transfer optimization framework with layout analysis #166
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
What?
Adds layout-aware transfer optimization to TTL-to-TTKernel lowering. The lowering analyzes tensor layouts and selects optimal DMA strategies based on data contiguity.
Why?
Block transfers (
noc_async_read/noc_async_write) are more efficient than tile-by-tile transfers for row-major data. This enables faster transfers when data is contiguous in memory.How?
Introduces a
ContiguityLevelclassification:The lowering inspects
TTNNLayoutAttrto determine if the tensor uses tiles or scalar elements, then dispatches to the appropriate transfer strategy.Deferred
How to Test?
Checklist: