Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Original file line number Diff line number Diff line change
@@ -0,0 +1 @@
CONFIG_REFERENCE_VOLTAGE_TEST=y
Original file line number Diff line number Diff line change
@@ -0,0 +1,39 @@
/*
* Copyright (c) 2026 Microchip Technology Inc.
* SPDX-License-Identifier: Apache-2.0
*
*/

#include <zephyr/dt-bindings/adc/adc.h>

/ {
zephyr,user {
io-channels = <&adc0 3>;
/*
* MEC175x SoC does not include a DAC peripheral.
* ADC channel 3 (GPIO203) is used as the single-ended input. (JP124.11)
* Close JP124 (10-11) to connect GPIO203 to VCHIP_VREF_ADC (internal reference)
*/
reference-mv = <3300>;
expected-accuracy = <10>;
};
};

&adc0 {
compatible = "microchip,xec-adc";
status = "okay";

pinctrl-0 = <&adc03_gpio203>;
pinctrl-names = "default";

#address-cells = <1>;
#size-cells = <0>;

channel@3 {
reg = <3>;
zephyr,gain = "ADC_GAIN_1";
zephyr,reference = "ADC_REF_INTERNAL";
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
zephyr,resolution = <12>;
};
};
54 changes: 54 additions & 0 deletions tests/drivers/adc/adc_api/boards/mec_assy6941_mec1753_qsz.overlay
Original file line number Diff line number Diff line change
@@ -0,0 +1,54 @@
/*
* Copyright (c) 2026 Microchip Technology Inc.
* SPDX-License-Identifier: Apache-2.0
*
*/

#include <zephyr/dt-bindings/adc/adc.h>

/ {
zephyr,user {
io-channels = <&adc0 3>, <&adc0 4>, <&adc0 5>;
};
};

&adc0 {
compatible = "microchip,xec-adc";

status = "okay";

pinctrl-0 = <&adc03_gpio203 &adc04_gpio204 &adc05_gpio205>;
pinctrl-names = "default";

#address-cells = <1>;
#size-cells = <0>;

/*
* Close JP124 (10-11) (13-14), (16-17) to connect GPIO203, GPIO204 and adc05_gpio205
* to VCHIP_VREF_ADC (internal reference)
*/

channel@3 {
reg = <3>;
zephyr,gain = "ADC_GAIN_1";
zephyr,reference = "ADC_REF_INTERNAL";
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
zephyr,resolution = <10>;
};

channel@4 {
reg = <4>;
zephyr,gain = "ADC_GAIN_1";
zephyr,reference = "ADC_REF_INTERNAL";
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
zephyr,resolution = <10>;
};

channel@5 {
reg = <5>;
zephyr,gain = "ADC_GAIN_1";
zephyr,reference = "ADC_REF_INTERNAL";
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
zephyr,resolution = <10>;
};
};
Loading