Skip to content

Verilog: cleanup downwards type propagation #1292

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Oct 8, 2025

Verilog: cleanup downwards type propagation

9b7f39d
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Verilog: cleanup downwards type propagation #1292

Verilog: cleanup downwards type propagation
9b7f39d
Select commit
Loading
Failed to load commit list.
check-clang-format
succeeded Oct 2, 2025 in 2m 20s