Verilog: introduce verilog_identifier_exprt
#1455
Merged
+48
−14
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
The RHS of the '.' operator is always a simple identifier, which is never decorated or qualified, and hence, the use of symbol_exprt is inappropriate. This introduces verilog_identifier_exprt as the RHS of '.', which represents a base name only.
kroening
force-pushed
the
verilog-identifier
branch
from
efeca65 to
a228a34
Compare
tautschnig
approved these changes
Dec 3, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The RHS of the
.operator is always a simple identifier, which is never decorated or qualified, and hence, the use ofsymbol_exprtis inappropriate. This introducesverilog_identifier_exprtas the RHS of., which represents a base name only.