Verilog: generate property description prior to expression synthesis #585
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
cond_for_comment
branch
2 times, most recently
from
ab81c6d to
e37325e
Compare
tautschnig
approved these changes
Jul 10, 2024
src/verilog/expr2verilog.cpp
Outdated
| const hierarchical_identifier_exprt &src, | ||
| unsigned &precedence) | ||
| { | ||
| precedence = 22; |
There was a problem hiding this comment.
Could you please add a comment for this magic number?
src/verilog/expr2verilog.cpp
Outdated
Comment on lines
1164
to
1169
| to_verilog_indexed_part_select_plus_or_minus_expr(src), precedence = 18); | ||
| } | ||
|
|
||
| else if(src.id() == ID_verilog_non_indexed_part_select) | ||
| return convert_non_indexed_part_select( | ||
| to_verilog_non_indexed_part_select_expr(src), precedence = 18); |
There was a problem hiding this comment.
Could you please add comments for those magic numbers?
tautschnig
reviewed
Jul 10, 2024
| @@ -1,7 +1,7 @@ | |||
| CORE | |||
| named_property1.sv | |||
| --bound 0 | |||
| ^\[main\.assert\.1\] always main\.x == 10: PROVED up to bound 0$ | |||
| ^\[main\.assert\.1\] always main\.x_is_ten: PROVED up to bound 0$ | |||
There was a problem hiding this comment.
I would have expected x_is_ten to make it into the property identifier, but maybe that's a misconception on my part?
There was a problem hiding this comment.
Ah, no, there is a some terminology issue here: The identifier is for assertions, not Verilog properties. Verilog properties may or may not end up as an assertion, assumption, cover statement, etc.
Verilog properties do not get checked by default.
This generates the property description from the expression prior to synthsis, which is closer to the Verilog source code.
kroening
force-pushed
the
cond_for_comment
branch
from
e37325e to
08654ea
Compare
Romy15200
pushed a commit
to Romy15200/nws
that referenced
this pull request
Aug 19, 2025
Verilog: generate property description prior to expression synthesis
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This generates the property description from the expression prior to synthesis, which is closer to the Verilog source code.