Skip to content

Pull requests: llvm/circt

New pull request New
165 Open 6,492 Closed
165 Open 6,492 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[Synth] LowerWordsToBits: Improve scalability with bit-sensitive constprop
#8997 opened Sep 20, 2025 by uenoku Loading…
[ImportVerilog][Feature] Add debug printer & debug prints
#8992 opened Sep 19, 2025 by Scheremo • Draft
1
[SCFToCalyx] Adapt to upstream change in LoopLikeOpInterface.
#8987 opened Sep 18, 2025 by ingomueller-net Loading…
1
[DoNotMerge] Add signal trace capability to arcilator Arc Involving the `arc` dialect
#8986 opened Sep 18, 2025 by fzi-hielscher • Draft
1
[FIRRTL] Add LowerDomains pass FIRRTL Involving the `firrtl` dialect
#8929 opened Sep 5, 2025 by seldridge • Draft
Reapply "[ci] Add Slang to UBTI workflows"
#8927 opened Sep 5, 2025 by seldridge Loading…
[ESI] Unpack dictionary arguments for CallbackPort callbacks
#8916 opened Sep 2, 2025 by mortbopet Loading…
1
[ESI] Throw exceptions on invalid deserialization
#8914 opened Sep 2, 2025 by mortbopet Loading…
3
[ESI] Don't swallow exception in callback port wrapper
#8913 opened Sep 2, 2025 by mortbopet Loading…
3
[Verif] fix : Verif Clock I1 to !seq.clock
#8907 opened Aug 30, 2025 by markram1729 • Draft
[FIRRTL] Add InferDomains pass
#8877 opened Aug 20, 2025 by seldridge • Draft
6
[LLHD] Remove redundant destination operands from wait operation LLHD
#8870 opened Aug 18, 2025 by mvpant • Draft
19
[circt-opt] Add pass --convert-core-to-fsm
#8852 opened Aug 14, 2025 by AtticusKuhn Loading…
20
[SV] Remove extract-test-code
#8846 opened Aug 12, 2025 by rwy7 Loading…
5
Add check for casting bundle with elements in different directions
#8750 opened Jul 21, 2025 by unlsycn Loading…
1
Inline input-only modules
#8739 opened Jul 18, 2025 by rwy7 • Draft
1
[hw] Add container op
#8704 opened Jul 14, 2025 by seldridge Loading…
2
[ImportVerilog][CAPI] Add interfaces to allow external use
#8563 opened Jun 13, 2025 by SpriteOvO • Draft
3
[hw] Add hw.donttouch operation
#8547 opened Jun 9, 2025 by seldridge Loading…
13
[CMake] Allow Python discovery from virtual environment
#8520 opened May 30, 2025 by hamidelmaazouz Loading…
5
[SharedResourcesProblem] [Simplex Scheduler] Simplex scheduler deals with multiple resource constraints
#8480 opened May 13, 2025 by jiahanxie353 Loading…
3
[SCFToCalyx] Modify top-level function in place and propagate external memory allocations
#8446 opened Apr 25, 2025 by jiahanxie353 Loading…
[ci] Bump CI images
#8445 opened Apr 25, 2025 by seldridge Loading…
3
[ImportVerilog] Convert the unpacked array to a simple bit vector
#8392 opened Apr 4, 2025 by AnnuCode Loading…
2
When replacing a register with its reset value, attempt width coercion FIRRTL Involving the `firrtl` dialect
#8379 opened Apr 1, 2025 by rwy7 Loading…
ProTip! Updated in the last three days: updated:>2025-09-17.