Skip to content

RTL optimizations for Verilator #66

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
MaxWipfli wants to merge 2 commits into
base: pulp-v1
Choose a base branch
from
+5 −3

Add `ifndef to allow disabling instruction tracer

2565f6d
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Open

RTL optimizations for Verilator #66

Add `ifndef to allow disabling instruction tracer
2565f6d
Select commit
Loading
Failed to load commit list.

This job was skipped