Skip to content

Conversation

gmlarumbe
Copy link
Contributor

Hi,

This PR partially fixes issue #1752.

The changes in the updated regexp that @kaushalmodi proposed to detect signed/unsigned declarations were included after refactoring in 72c2b1f. However after this commit there was a bug in verilog-declaration-varname-matcher when trying to execute forward-sexp over a closing brace/bracket/parenthesis.

The PR also avoids fontify overriding of reserved keywords on variable declarations.

It still fontifies wrongly typedef enum declarations since these need some additional debugging (possibly in future PRs).

Thanks!

* verilog-mode.el (Line#3399, verilog-declaration-varname-matcher):

Fix fontifying of variable names and overriding of keywords.

Signed-off-by: Gonzalo Larumbe <[email protected]>
@kaushalmodi
Copy link
Contributor

Thanks for working on this! I was unable to submit a proper PR after our last discussion in that issue thread.

@gmlarumbe gmlarumbe requested a review from wsnyder July 13, 2022 14:39
@gmlarumbe gmlarumbe merged commit e5f1861 into veripool:master Jul 15, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants