Skip to content

[Backport v4.2-branch] stm32: usb: fix OTGHS on STM32F723/F730 (embedded USBPHYC) #100794

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
mathieuchopstm wants to merge 2 commits into
base: v4.2-branch
Choose a base branch
from
+12 −0
Open

[Backport v4.2-branch] stm32: usb: fix OTGHS on STM32F723/F730 (embedded USBPHYC) #100794

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
f79add9
drivers: usb: dc: stm32: fix clock configuration for STM32F7 w/ USBPHYC
mathieuchopstm Dec 10, 2025
0319f2a
drivers: udc: stm32: fix clock configuration for STM32F7 w/ USBPHYC
mathieuchopstm Dec 10, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions drivers/usb/device/usb_dc_stm32.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -447,6 +447,12 @@ static int usb_dc_stm32_clock_enable(void)

#if USB_OTG_HS_EMB_PHYC
#if !DT_HAS_COMPAT_STATUS_OKAY(st_stm32n6_otghs)
/*
* STM32F723 and STM32F730 embedded HS PHY requires ULPI
* clock to be enabled (RUN and LP) in addition to USBPHYC.
*/
LL_AHB1_GRP1_EnableClockLowPower(LL_AHB1_GRP1_PERIPH_OTGHSULPI);
LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_OTGHSULPI);
LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_OTGPHYC);
#endif
#endif
Expand Down
6 changes: 6 additions & 0 deletions drivers/usb/udc/udc_stm32.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1161,6 +1161,12 @@ static int priv_clock_enable(void)

#if USB_OTG_HS_EMB_PHY
#if !DT_HAS_COMPAT_STATUS_OKAY(st_stm32n6_otghs)
/*
* STM32F723 and STM32F730 embedded HS PHY requires ULPI
* clock to be enabled (RUN and LP) in addition to USBPHYC.
*/
LL_AHB1_GRP1_EnableClockLowPower(LL_AHB1_GRP1_PERIPH_OTGHSULPI);
LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_OTGHSULPI);
LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_OTGPHYC);
#endif
#endif
Expand Down
Loading