Skip to content

Verilog: constant folding for reduction operators #629

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
kroening merged 2 commits into from
Aug 17, 2024

Verilog: constant folding for reduction nor, and, nand, xor, xnor

ee970b2
Select commit
Loading
Failed to load commit list.
Merged

Verilog: constant folding for reduction operators #629

Verilog: constant folding for reduction nor, and, nand, xor, xnor
ee970b2
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs